Abstract-Drift-step-recovery diodes (DSRDs) are used in pulsed-power generators to produce nanosecond-scale pulses with a rise rate of the order of 1 kV/ns. A 2.2 kV, 1 ns pulsed power circuit is presented. The circuit features a single prime switch that utilizes a low-voltage dc power supply to pump and pulse the DSRD in the forward and reverse directions. An additional lowcurrent dc power supply is used to provide a voltage bias in order to balance the DSRD forward with respect to its reverse charge. The DSRD was connected in parallel to the load. In order to study the circuit's efficiency, it was operated over a wide range of operating parameters, including the main and bias source voltages, and the trigger duration of the prime switch. A peak voltage of 2.2 kV with a rise time of less than 1 ns and a rise rate of 3 kV/ns was obtained, where the efficiency was 24%. A higher efficiency of 52% was obtained when the circuit was optimized to an output peak voltage of 1.15 kV. The circuit was operated in single-shot mode as well as in bursts of up to 100 pulses at a repetition rate of 1 MHz. The experimental results are supported by a PSPICE simulation of the circuit. An analysis of the circuit input and output energies with respect to the MOSFET and DSRD losses is provided.
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I. INTRODUCTION
N ANOSECOND pulsed-power generators can be used in applications such as ultrawideband ground-penetrating radars and underground detection [1] , [2] , the study of the effect of intense electric fields on biological matter [3] , and accelerator beam steering [4] . Drift-step-recovery diodes (DSRDs) are fast opening switches which are suitable for use in these generators since they produce nanosecond pulses with high peak and average power. Especially when high pulse repetition frequency is used to achieve a high average power, the circuit efficiency becomes an important factor. This paper focuses on these aspects.
DSRDs use a fast reverse recovery characteristic. The physical principle of the reverse recovery effect was studied by numerous authors [5] - [8] . A DSRD-based circuit operates as follows. Typically, at the zero state there is no current flowing through any of the circuit components. As the circuit is triggered, a preliminary switch directs a forward current for pumping the DSRD. The current duration is typically a few tens to a few hundreds of nanoseconds. This current injects a plasma of charged carriers into the DSRD junction [9] . In the next step, a reverse current is directed through the DSRD.
Since the DSRD junction is loaded with charged carriers, the DSRD will initially conduct this reverse current until all of the charges that were injected in the previous step are removed. The DSRD will then rapidly cut off the current. Typical DSRDs may produce switching rates of the order of 1 kV/ns, such as 1 kV in 1 ns, 500 V in 0.5 ns, or 100 V in 0.1 ns [10] . Circuits for driving DSRDs have been studied and presented in numerous topologies, see [11] and [12] . These circuits use a preliminary switch that serves as a compression stage for driving the DSRD. In [13] , a 3 kV, 5 ns preliminary compression stage consisting of a transistor and a nonlinear transformer was used to drive the DSRD. The reported efficiency for this preliminary stage was between 40% and 50%.
A theoretical analysis shows that the ratio between the circuit's capacitors and inductors has to be carefully chosen in order to efficiently drive the DSRD [3] . In [14] , a solidstate-based Marx generator was used along with a saturating transformer for driving a bank of junction recovery diodes. The authors concluded that, in order to efficiently obtain large pulse amplitudes, the Marx bank should apply a high voltage across the saturating transformer.
A DSRD-based circuit for driving a silicon avalanche diode to produce an output pulse of 1.8 kV with a rise time of 100 ps was described in [15] . In that paper, the values of the circuit components were optimized and an efficiency of 22.9% was reported.
A circuit for DSRD characterization, in which the forward and reverse currents through the DSRD could be controlled independently, was described in [16] . In that paper, the balance between the input and output energies with respect to the circuit switching losses was obtained.
An experimental study of the efficiency of a DSRD-based pulsed power circuit has not been presented yet. This paper presents a 2.2 kV, 1 ns pulsed-power circuit based on a DSRD. The objectives of this paper are to measure the circuit efficiency with respect to its operating parameters and to analyze the switching losses. 
II. EXPERIMENTAL SETUP
The pulsed-power circuit is shown in Fig. 1 . The circuit parameters are given in Table I . The inductors consist of air coils. The transistor marked as Q 1 is a power MOSFET, DE475-102N21A, produced by IXYS. This transistor serves as a prime switch. The DSRD was fabricated at the Ioffe Physical Technical Institute, St. Petersburg, Russia, and was constructed from a stack of several p + -p-n-n + chip diodes.
The circuit operation is as follows. Initially at time t = 0, the MOSFET is turned off and no current flows in the circuit. The capacitor C a is charged to V DRAIN while C b is discharged. The capacitor C 1 is charged to a dc bias voltage V DRAIN − V BIAS , where V DRAIN > V BIAS , and the dc block capacitor C 2 is charged to V BIAS .
The power MOSFET Q 1 is driven by an input trigger pulse with a duration T of a few tens of nanoseconds. When the MOSFET is turned on, the inductor L 1 is charged via V DRAIN while the DSRD is pumped in the forward direction by the energy in C 1 . At the end of the input trigger, the MOSFET is turned off and the energy stored in L 1 is transferred to L 2 through C a and C b to pulse the DSRD in the reverse (cathode to anode) direction. This reverse current drains the stored charge that was pumped previously into the DSRD junction. When the stored charge in the DSRD junction is removed, the DSRD rapidly turns off within a nanosecond timescale, causing the current to pass through C 2 to the load in a nanosecond pulse form.
The circuit contains two measuring channels that were connected to an oscilloscope. The load voltage, Channel 1, was measured via a −86 dB attenuator. The MOSFET drain voltage V C was measured through the network of C a , C b , and a 1 k resistor in series to the oscilloscope 50 input impedance (1/21 voltage divider) of Channel 2. The MOSFET drain voltage is therefore
where
dτ , and the current through C a is
The charging current of L 1 can be calculated from (1) as and in each pulse the energy extracted from V DRAIN is
The total energy dissipated on the load is
Assuming negligible energy extracted from V BIAS compared to the energy extracted from V DRAIN , the efficiency is
III. RESULTS
The circuit presented in Fig. 1 was operated with the parameters shown in Table I and T = 100 ns. Fig. 2(a) shows the MOSFET signal by (1) (thick line, left axis) and the current through L 1 by (3), both measured via Channel 2. Fig. 2(b) shows the load voltage for a single pulse, and Fig. 2(c) shows a burst of 20 pulses at a repetition rate of 1 MHz. The circuit was operated in bursts of up to 100 pulses at a repetition rate of 1 MHz. In Figs. 1(a) and (b) , V DRAIN was 100 V, and in (c) V DRAIN was 120 V.
The peak voltage at the load for V DRAIN = 100 V and T = 100 ns was 2.0 kV and its rise time was less than 1 ns. From (4) and (5), it follows that the supply and load energies were 558 and 155 μJ, respectively. Thus, the average power during the 1 MHz burst was 155 W.
The effect of the tuning voltage V BIAS on the load peak voltage is presented in Fig. 3 for V DRAIN = 100 V and T = 40 ns (circle marks), 70 ns (square marks), and 100 ns (diamond marks). From this figure, it follows that the long trigger duration (i.e., 100 ns) resulted in the highest load voltage, and that, as the trigger duration increased, the load voltage became more sensitive to the tuning voltage. Fig. 4 presents the contour plots of (a) the load peak voltage, (b) the efficiency by (6) , and (c) the maximum rise rate of the pulse in units of kV/ns measured over an interval of 0.5 ns, versus the supply voltage V DRAIN and trigger duration T . The highest peak voltage of 2.2 kV with a rise rate of 3 kV/ns was obtained when V DRAIN was 120 V and T was 100 ns. The efficiency at this operating point was 24%. The highest efficiency of 52% was obtained when V DRAIN was 60 V and T was 50 ns, resulting in a load peak voltage of 1.15 kV. The tuning voltage V BIAS , resulting in the maximum peak voltage in Fig. 4(a) , is presented by the contours in Fig. 4(d) . As seen in this figure, the optimal tuning voltage depends mostly on V DRAIN . The relationship can be approximated as V Optimal BIAS 0.614V DRAIN − 8.31.
IV. SIMULATION
The circuit presented in Fig. 1 was simulated by a PSPICE simulation with the same passive components as given in Table I . The MOSFET was modeled as a nonideal switch taking into account its rise and fall time, its output capacitance, and its dynamic resistance in the conducting mode. Since there was no available PSPICE model for the DSRD that we used, it was found that the DSRD behavior could be simulated by placing a 1N4007 diode in parallel with a 15 pF capacitor, with both components in series with a 3.5 resistor. Fig. 5(a) . The peak MOSFET drain voltage was 708 V and the maximum current was 80 A. The load voltage (solid line, left axis) and the DSRD current (dashed line, right axis) are shown in Fig. 5(b) . The load peak voltage was 1.99 kV and the rise time was ∼1 ns. It is seen that the DSRD turned off when its reverse current was −58 A. The DSRD charge can be analyzed by an integration on its current Q DSRD = I DSRD dt (not shown in the figure) . It follows that the turn off time of 222 ns occurred when the charge dropped to zero, in agreement with the expected behavior of DSRDs [12] , [16] . Energy analysis shows that the energy drawn from the drain supply voltage was 558 μJ, the MOSFET and DSRD switching losses were 317 and 53 μJ, respectively, and the load energy was 187 μJ.
V. CONCLUSION
A 1 ns pulsed power circuit based on a DSRD was presented. The circuit features a single prime switch that uses a low-voltage (less than 120 V) dc power supply in order to pump and pulse the DSRD in the forward and reverse directions. An additional low-current dc power supply was used to provide bias in order to balance the DSRD forward with respect to its reverse charge. The DSRD was connected in parallel to the load. The pulse peak voltage was 2.2 kV with a rise time of less than 1 ns and a rise rate of 3 kV/ns. Thus, the dc to peak pulse compression was 18.3. The circuit was operated in the single-shot mode as well as in burst mode of up to 100 pulses at a repetition rate of 1 MHz, i.e., an average power of 155 W during the burst.
Parametric study, Fig. 4 , revealed a compromise between high efficiencies at low values of V DRAIN and T versus high peak power at higher values of these parameters. This behavior is circuit dependent, and in our circuit relates mostly to the MOSFET and DSRD rating.
A PSPICE simulation was carried out in order to deepen our understanding on the circuit operation. We modeled the MOSFET as a nonideal switch. The DSRD was modeled by a 1N4007 diode in parallel with a 15 pF capacitor, with both components in series with a 3.5
resistor. Comparing the simulation and experimental results shows that a good correlation was obtained for the current through L 1 and the load peak voltage. A spike in the MOSFET signal is seen at time t = 120 ns in Fig. 2(a) . This is due to the fast rising voltage of the DSRD. The discrepancy between the energy of the load (155 μJ in the experiment and 187 μJ in the simulation at V DRAIN = 100 V and T = 100 ns) is probably related to inaccurate modeling of the DSRD. In order to obtain a joint energy analysis of the experimental and simulation results, we believe that the simulation's MOSFET 57% losses can be taken into account in order to conclude that the DSRD losses were 15%.
